Fig. 6From: A novel power model for future heterogeneous 3D chip-multiprocessors in the dark silicon ageAn example of a multi-threaded application with D parallel threadsBack to article page