Fig. 1From: Energy-aware memory management for embedded multidimensional signal processing applicationsSimple hierarchical memory architecture with an on-chip SPM and an off-chip DRAMBack to article page