Fig. 3From: Low power memory allocation and mapping for area-constrained systems-on-chipsSynthesis flow for low power HW/SW codesignBack to article page