Figure 20From: Implementation of a reconfigurable ASIP for high throughput low power DFT/DCT/FIR engineNumber of clock cycles per one 1024-point DFT vs. implementation techniques.Back to article page