Open Access

Rapid Energy Estimation for Hardware-Software Codesign Using FPGAs

EURASIP Journal on Embedded Systems20062006:098045

DOI: 10.1155/ES/2006/98045

Received: 1 January 2006

Accepted: 19 June 2006

Published: 4 September 2006

Abstract

By allowing parts of the applications to be executed either on soft processors (as software programs) or on customized hardware peripherals attached to the processors, FPGAs have made traditional energy estimation techniques inefficient for evaluating various design tradeoffs. In this paper, we propose a high-level simulation-based two-step rapid energy estimation technique for hardware-software codesign using FPGAs. In the first step, a high-level hardware-software cosimulation technique is applied to simulate both the hardware and software components of the target application. High-level simulation results of both software programs running on the processors and the customized hardware peripherals are gathered during the cosimulation process. In the second step, the high-level simulation results of the customized hardware peripherals are used to estimate the switching activities of their corresponding register-transfer/gate level ("low-level") implementations. We use this information to employ an instruction-level energy estimation technique and a domain-specific energy performance modeling technique to estimate the energy dissipation of the complete application. A Matlab/Simulink-based implementation of our approach and two numerical computation applications show that the proposed energy estimation technique can achieve more than 6000x speedup over low-level simulation-based techniques while sacrificing less than 10% estimation accuracy. Compared with the measured results, our experimental results show that the proposed technique achieves an average estimation error of less than 12%.

[1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24]

Authors’ Affiliations

(1)
DSP Design Tools and Methodologies Group, Xilinx, Inc.
(2)
Veterbi School of Engineering, University of Southern California

References

  1. Altera Inc http://www.altera.com
  2. Gaisler Research Inc : LEON3 User Manual. http://www.gaisler.com
  3. Actel Inc http://www.actel.com
  4. Xilinx Inc http://www.xilinx.com
  5. Tuan T, Lai B: Leakage power analysis of a 90nm FPGA. Proceedings of the IEEE Custom Integrated Circuits Conference (CICC '03), September 2003, San Jose, Calif, USA 57-60.Google Scholar
  6. Dick C: The platform FPGA: enabling the software radio. Proceedings of the Software Defined Radio Technical Conference and Product Exposition (SDR '02), November 2002, San Diego, Calif, USA Google Scholar
  7. Bakshi A, Prasanna VK, Lédeczi Á: MILAN: a model based integrated simulation framework for design of embedded systems. Proceedings of the ACM SIGPLAN Workshop on Languages, Compilers, and Tools for Embedded Systems , June 2001, Snowbird, Utah, USA 82-93.View ArticleGoogle Scholar
  8. MathWorks Inc http://www.mathworks.com
  9. The Ptolemy Project http://ptolemy.eecs.berkeley.edu
  10. Mentor Graphics Inc http://www.mentor.com
  11. Poon KKW, Wilton SJE, Yan A: A detailed power model for field-programmable gate arrays. ACM Transactions on Design Automation of Electronic Systems 2005,10(2):279-302. 10.1145/1059876.1059881View ArticleGoogle Scholar
  12. Reconfigurable Hardware in Orbit (RHinO) Information Sciences Institute, http://rhino.east.isi.edu
  13. Web Power Analysis Tools Xilinx, http://www.xilinx.com/power
  14. Ou J, Prasanna VK: PyGen: a MATLAB/Simulink based tool for synthesizing parameterized and energy efficient designs using FPGAs. Proceedings of the 12th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM '04), April 2004, Napa, Calif, USA 47-56.Google Scholar
  15. Brooks D, Tiwari V, Martonosi M: Wattch: a framework for architectural-level power analysis and optimizations. Proceedings of the 27th Annual International Symposium on Computer Architecture (ISCA '00), June 2000, Vancouver, BC, Canada 83-94.Google Scholar
  16. Sinha A, Chandrakasan A: JouleTrack: a web based tool for software energy profiling. Proceedings of the 38th Design Automation Conference (DAC '01), June 2001, Las Vegas, Nev, USA 220-225.Google Scholar
  17. Ye W, Vijaykrishnan N, Kandemir M, Irwin MJ: The design and use of simplepower: a cycle-accurate energy estimation tool. Proceedings of the 37th Design Automation Conference (DAC '00), June 2000, Los Angeles, Calif, USA 340-345.View ArticleGoogle Scholar
  18. Ou J, Prasanna VK: Rapid energy estimation of computations on FPGA based soft processors. Proceedings of the IEEE International System-on-Chip Conference (SoCC '04), September 2004, Santa Clara, Calif, USA 285-288.Google Scholar
  19. Kogel T, Haverinen A, Aldis J: OCP TLM for Architectural Modeling (white paper). OCP-IP, 2005, http://www.ocpip.org
  20. Choi S, Jang J-W, Mohanty S, Prasanna VK: Domain-specific modeling for rapid energy estimation of reconfigurable architectures. Journal of Supercomputing 2003,26(3):259-281. 10.1023/A:1025647031327MATHView ArticleGoogle Scholar
  21. Python, http://www.python.org
  22. Andraka R: A survey of CORDIC algorithms for FPGA based computers. Proceedings of the ACM/SIGDA 6th International Symposium on Field Programmable Gate Arrays (FPGA '98), February 1998, Monterey, Calif, USA 191-200.Google Scholar
  23. Nu Horizons Electronics Inc http://www.nuhorizons.com
  24. Keithley Instruments Inc http://www.keithley.com

Copyright

© J. Ou and V. K. Prasanna. 2006

This article is published under license to BioMed Central Ltd. This is an open access article distributed under the Creative Commons Attribution License, which permits unrestricted use, distribution, and reproduction in any medium, provided the original work is properly cited.