Figure 2From: SmartCell: An Energy Efficient Coarse-Grained Reconfigurable Architecture for Stream-Based Applications Processor element architecture. The PE component can be configured to perform 16-bit basic arithmetic operations, including logic, shift, adder, multiplier, and MAC. An instruction controller is designed for the cyclic configuration of the computational units and data flows.Back to article page